

**Amendments to the Claims:**

The following listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Original) A ferroelectric memory device comprising:  
an interlayer dielectric layer;  
a protection adhesion layer on the interlayer dielectric layer;  
a buried contact extending through the protection adhesion layer and the interlayer dielectric layer;  
a lower electrode on a portion of the protection adhesion layer adjacent to the buried contact and on the buried contact;  
a ferroelectric layer covering the lower electrode and the protection adhesion layer; and  
an upper electrode overlapping with the lower electrode and covering the ferroelectric layer.
2. (Original) A ferroelectric memory device according to Claim 1 wherein the buried contact comprises:  
an upper buried contact portion comprising a barrier pattern extending from the lower electrode through the protection adhesion layer; and  
a lower buried contact portion extending from the barrier pattern through the interlayer dielectric layer.
3. (Original) A ferroelectric memory device according to Claim 1 wherein the protection adhesion layer comprises titanium oxide layer (TiO<sub>2</sub>).
4. (Original) A ferroelectric memory device according to Claim 2 wherein the barrier pattern is selected from the group consisting of TiN, TiAlN, TiSi<sub>x</sub>, TiSiN, TaSiN and TaAlN.

5. (Original) A ferroelectric memory device according to Claim 1 wherein the ferroelectric layer is selected from the group consisting of PZT[Pb(Zr, Ti)O<sub>3</sub>], PbTiO<sub>3</sub>, SrTiO<sub>3</sub>, BaTiO<sub>3</sub>, PbLaTiO<sub>3</sub>, (Pb, La) (Zr, Ti)O<sub>3</sub>, BST[(Ba, Sr)TiO<sub>3</sub>], Ba<sub>4</sub>Ti<sub>3</sub>O<sub>12</sub>, SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub> and Bi<sub>4</sub>Ti<sub>3</sub>O<sub>12</sub>.

6. (Original) A ferroelectric memory device according to Claim 1 wherein the lower electrode and the upper electrode are selected from the group consisting of ruthenium (Ru), platinum (Pt), rhodium (Rh), osmium (Os), palladium (Pd), ruthenium oxide (RuO<sub>x</sub>), iridium oxide (IrO<sub>x</sub>) and platinum oxide (PtO<sub>x</sub>), rhodium oxide (RhO<sub>x</sub>), osmium oxide (OsO<sub>x</sub>) and palladium oxide (PdO<sub>x</sub>).

7. (Original) A ferroelectric memory device according to Claim 1 wherein the buried contact is selected from the group consisting of tungsten, aluminum, copper and polysilicon doped or undoped with impurities.

8. (Original) A ferroelectric memory device according to Claim 1 wherein the lower electrode comprises one of a plurality of lower electrodes, wherein the upper electrode overlaps at least two of the plurality of lower electrodes.

9. (Original) A ferroelectric memory device according to Claim 8 further comprising:

an upper interlayer dielectric layer covering the ferroelectric layer and the upper electrode; and

a plate line electrically connected to the upper electrode through the upper interlayer dielectric layer.

10. (Original) A ferroelectric memory device according to Claim 8 further comprising:

a strip line on the upper interlayer dielectric layer; and

an upper metal interlayer dielectric layer covering the strip line, wherein the plate line is electrically connected to the upper electrode through the upper metal interlayer dielectric layer and the upper interlayer dielectric layer.

Claims 11-25 (Canceled).